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Abstract
An enhanced threshold voltage model for MOSFETs operating over a wide range of temperatures (6-300 K) is presented. The model
takes into account the carrier freeze-out effect and the external field-assisted ionization to address the temperature dependence of
MOS transistors. For simplicity, an empirical function is incorporated to predict short channel effects over the temperature range.
The results from the proposed model demonstrate good agreement with NMOS and PMOS transistors measured from fabricated
chips.
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1. Introduction
With the renewed interest in low-temperature applications
such as quantum computing, demand for deploying MOS cir-
cuits in extreme temperature environments has increased [1].
Devices operating at reduced temperatures show abnormal be-
haviour caused by effects such as carrier freeze-out, which
strongly impact circuit performance [2, 3].
One of the key parameters in conventional MOSFET mod-
els is the threshold voltage, which is an essential quantity in
MOSFET circuit design and an effective quality control indica-
tor when evaluating device reliability [4]. Several works have
mentioned the increase of the threshold voltage when temper-
ature decreases mainly due to the change of Fermi potential
[2, 3, 5–11]. Some attempts have been made to create low tem-
perature MOS models, in which the threshold voltage at room
temperature is replaced by its cold value [6, 7], or by polyno-
mial fitting functions [8, 10]. Models devised for a specific
temperature may need to be characterized at that temperature,
and might not provide insight into the device behaviour over
a wide temperature range. In addition, the complexity of the
fitting function needs to be considered to achieve high com-
putational efficiency. Therefore, a simplified threshold voltage
model that faithfully accounts for wide changes in the temper-
ature should be developed.
This work presents the first threshold voltage model for bulk
CMOS transistors over the 6–300 K temperature range. We pro-
pose a simplified Fermi potential formula, which takes into ac-
count the freeze-out effect and the external field-assisted ion-
ization. The short channel effect as a function of temperature is
also presented.
2. Temperature dependencies of Threshold voltage
2.1. N-channel devices
Threshold voltage is defined as the value of gate voltage re-
quired to cause the substrate immediately beneath the gate ox-
ide to start to be inverted, forming a carrier channel between the
source and drain. In a long N-channel device at zero substrate
bias, the threshold voltage is given as [11]
Vth0 = VFB + φ0 + γ
√
φ0 , (1)
where VFB is the flat-band voltage, γ is the body-effect coef-
ficient, and φ0 is the surface potential. Also, VFB = −|φF | −
φgate − Q
′
o
C′ox
, where |φF | is the Fermi potential, φgate is the work
function of the gate, Q′o represents the effective oxide charge
per unit area, and C′ox is the gate capacitance per unit area. In
strong inversion φ0 ≈ 2|φF |, thus Eq. (1) becomes
Vth0 = |φF | − φgate − Q
′
o
C′ox
+ γ
√
2|φF | . (2)
In Eq. (2), φgate has almost no temperature dependence due to
the gate being degenerately doped [2], and Q
′
o
C′ox
can be assumed
constant in strong inversion [7].
The conventional formula used to calculate the Fermi poten-
tial is φF = kBTq ln(
NA
ni
), where kB is Boltzmann’s constant, q is
the elementary charge, ni is the intrinsic concentration and NA
is the substrate doping concentration which is assumed equal
to the ionized acceptor concentration N−A at room temperature.
However, for a wide temperature range and especially at low
temperatures where N−A is no longer equal to NA due to the
freeze-out effect, N−A is modelled as N
−
A =
NA
1+4e(EA−EF )/kBT (Fig.
1(a)) [12].
In this paper, the Fermi potential φF , used in Fermi-Dirac
statistics, is derived from the Fermi energy instead of carrier
concentrations as φF = EF−Eiq , where Ei is the intrinsic energy
and EF is the Fermi energy [11]. Taking into account the freeze-
out of acceptors and solving for the Fermi energy in the charge
neutrality condition for p-type material [2], the Fermi potential
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Figure 1: (a) Ionized Acceptor concentration N−A , (b) Ionized Donor concentra-
tion N+D, and (c) Simplified model of Fermi energy EF .
φF is expressed as
φF =
EA + EV
2q
− kBT
2q
ln
(
NA
4NV
)
− kBT
q
sinh−1
√ NV16NA e−(EA−EV )/2kBT
 , (3)
where NV ≈ 2.0015×1015×T 3/2 is the effective density of states
in the valence band for Si, and EA and EV are the energy level
of acceptor and valence band, respectively [12]. Note that all
energy levels are referenced to the intrinsic energy. Eq. (3)
can be simplified by introducing the fitting parameter, η, and
neglecting the inverse hyperbolic sine term to obtain
φF 
EA + EV
2q
− ηkBT
2q
ln
(
NA
4NV
)
. (4)
This simplification makes φF less computationally expensive
and facilitates incorporating it into SPICE models. The differ-
ence between the simplified φF in Eq. (4) versus the one in Eq.
(3) is less than one percent. A plot of φF or EF referenced to Ei
= 0 is shown in Fig. 1(c).
The other factor that must be taken into account at low
temperatures is field-assisted or Poole-Frenkel ionization [13].
When a field is applied the potential barrier moves lower, mean-
ing that the field assists carrier ionization. The reduction of the
potential barrier due to an applied field can be determined as
∆U=2
√
qF
εS i
, where F is the field strength, and εS i is the per-
mittivity of silicon [13]. Based on the Poole-Frenkel theory,
we define ∆φG as the potential reduction caused by the exter-
nal field that relates to a gate voltage variation ∆VG. The field
caused by ∆VG can be written as F=∆VG/Tox. Therefore, ∆φG
can be given as
∆φG = 2
√
q∆VG
εS iTox
, (5)
where Tox is the gate oxide thickness.
Since low temperatures lead to freeze-out of carriers, a suf-
ficient field is required to assist the ionization of trapped car-
riers, depletion region formation, and channel formation. We
propose a formula to calculate the potential change required to
ionize and form the channel as follows
∆φG
kBT
= β
(
φAF0
kBT0
− φAF
kBT
)
, (6)
where β is an empirical constant, proportional to the potential
reduction compared with room temperature. Here, φAF is the
activation potential for acceptors defined as
φAF =
EA − mEF
q
, (7)
where m is a freeze-out coefficient corresponding to the strong
freeze-out effect (this point will be discussed later). Also, φAF0
is the activation potential at room temperature T0. Eq. (6)
shows the amount of potential required to assist carrier ioniza-
tion, and form the channel at the level of carrier concentration
for room temperature.
From (5) and (6), ∆VG corresponding to the potential reduc-
tion ∆φG can be determined as
∆VG =
εS iTox
4q
β2
(
φAF0
T
T0
− φAF
)2
. (8)
Therefore, the threshold voltage formula for a wide range of
temperatures can be rewritten as
Vth0 = |φF | − φgate − Q
′
o
C′ox
+ γ
√
2|φF | + ∆VG . (9)
2.2. P-channel devices
Similar to the N-channel devices, the threshold voltage
model of P-channel devices over 6-300 K temperature range
can be written as
Vth0 = φF − φgate − Q
′
o
C′ox
+ γ
√
2φF + ∆VG , (10)
where
φF 
ED + EC
2q
+
ηkBT
2q
ln
(
ND
2NC
)
. (11)
In Eq. (11), ED and EC are the energy levels of donors and
conduction band, respectively [12]. NC ≈ 5.4078×1015×T 3/2 is
the effective density of states in the conduction band for Si. The
ionized donors are given as N+D =
ND
1+2e(EF−ED )/kBT [12], where ND
is the donor concentration (Fig. 1(b)).
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The additional field-assisted ionization ∆VG for the P-
channel devices also follows the proposed formula in Eq. (8)
with the activation potential φAF given as
φAF =
ED − mEF
q
. (12)
Note that the values of η, β, and m for P-type and N-type are
different (see Results section).
3. Short channel effects
It is well known that the threshold voltage changes as the de-
vice scales down due to several phenomena such as the charge
sharing effect, the lateral non-uniform doping effect, and the
Drain Induced Barrier Lowering (DIBL) effect [11]. The short
channel effect at room temperature, which is effectively mod-
elled in the BSIM model, is given by [14]
Vth = Vth0 + ∆Vth , (13)
where
∆Vth = ∆VLD − ∆VSC − ∆VDIBL . (14)
Here, ∆VLD is the lateral non-uniform doping effect, ∆VSC is the
short channel effect, and ∆VDIBL accounts for the DIBL effect
(see [14] for detailed formula).
At low temperature, these effects are still present and must
be modelled. For example, the charge sharing effect, which de-
pends essentially on the depletion layer width, weakly varies
with temperature is above 77 K [3]. However, at very low tem-
peratures, it may strongly impact the threshold voltage due to
carrier freeze-out [13]. For simplicity, we have devised an em-
pirical function fSC(T ) to fit the geometry effects on the thresh-
old voltage over a wide temperature range:
fSC(T ) =
(
1 + sgn(φF(T ))
φF(T )
φF(Tc)
)
δVth , (15)
where φF is the Fermi potential (positive for PMOS - Eq. (11),
negative for NMOS - Eq. (4)), and δVth is a fitting parameter
such that fSC(300K) = 1. TC -the critical temperature (100 K),
is empirically chosen at a point when the short channel effects
are negligible (i.e. fSC(TC) = 0). An extensive study on short
channel effects at very low temperature is required to fully un-
derstand this phenomenon. Nevertheless, the presented fitting
function Eq. (15) calculated from the proposed φF and the short
channel effects at room temperature can predict the impact of
short channel effects with temperature.
The threshold voltage with short channel effects is therefore
given as
Vth = Vth0 + ∆Vth × fSC(T ) . (16)
4. Experimental setup
The NMOS and PMOS transistors used in this study were
fabricated in the Austrian MicroSystems 0.35 µm CMOS (C35)
p-substrate mixed signal process. The device geometries vary
from 0.35 to 10 µm. The devices (64 transistors for each size)
6 20 40 77 100 150 200 250 300
Temperature [K]
0.5
0.55
0.6
0.65
0.7
0.75
0.8
Vt
hN
 [V
]
VthN of NMOS W/L = 10/10 [um]
data
conventional model
new model
Figure 2: The temperature dependence of Vth0 of NMOS: new model (Eq. (9)),
conventional model (Eq. (1)) vs. experimental data (symbol)
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Figure 3: The temperature dependence of Vth0 of PMOS: new model (Eq. (10)),
conventional model (Eq. (1)) vs. experimental data (symbol)
were measured using a Keysight B1500A semiconductor ana-
lyzer with four Source Measurement Units (SMUs). The test
chip was mounted in a Closed Cycle Refrigerator-based (CCR)
cryogenic probe station (LakeShore CRX-4K) fitted with tem-
perature controllers (LakeShore TC336). I-V curves were taken
using pulsed measurement (duty cycle is 10% out of a 5 ms
period) to minimize the self-heating effect. We used the Gm-
Max method to extract the threshold voltage from Id-Vg mea-
surements. This method eliminates the effect of series resis-
tance which varies with temperature [4]. The mean value of
the threshold voltage was taken from 64 extracted data with the
maximum standard deviation is less than 10 mV.
5. Results and Discussions
The variation of the threshold voltage of a long channel
NMOS as a function of temperature is shown in Fig. 2. The
fitting parameter η in the Fermi potential model is 1.29, β =
10.365, and the freeze-out coefficient m in Eq. (7) is 1 over the
6-300 K temperature range. The other parameters such as Tox,
Cox, φgate, Q′o etc. are taken from AMS C35 process parameter
[15] and calculated from extraction at room temperature. It is
clear that the proposed model Vth0 (Eq. (9)) provides a better fit
to the experimental data than the conventional model (Eq. (1))
which is only valid at room temperatures.
The parameters η and β in the threshold voltage model for
PMOS are 1.45 and 17.15, respectively. Unlike the NMOS, the
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Figure 4: The short channel effects of NMOS Vth: model (–) vs. experimental
data (symbol)
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Figure 5: The short channel effects of PMOS Vth: model (–) vs. experimental
data (symbol)
threshold voltage of PMOS does not saturate with decreasing
temperature, rather it increases below 50 K as demonstrated in
Fig. 3. The reason for this phenomenon could be due to the
donors in P-channel suffering strong freeze-out. Consequently,
further field-assisted ionization is required or, alternatively, the
activation potential φAF must be set greater at very low tem-
peratures. To model this effect, the freeze-out coefficient m for
PMOS (Eq. (12)) is chosen as 0.9 for temperature below 50 K
and 1.0 for above 50 K.
The Vth model of NMOS (δVth = 4.3) and PMOS (δVth =
0.075) with the short channel effects are depicted in Fig. 4
and Fig. 5, respectively. The data indicates that our equations
model the temperature dependence of the threshold voltage for
the long and short channel MOS over the 6–300 K temperature
range. The maximum error between the proposed model and
experiment is less than three percent.
6. Conclusion
We presented an enhanced threshold voltage model of
NMOS and PMOS transistors for temperatures from 6 K to 300
K. The model is derived from the simplified Fermi potential
which takes into account the carrier freeze-out effect. External
field-assisted ionization is proposed and incorporated into the
model to correct the threshold voltage. In addition, an empiri-
cal function that can be employed to estimate the short channel
effects on the threshold voltage is also presented. The results
from the proposed model demonstrate good agreement with
data measured from fabricated chips. This model can also be
adapted to fit with other technologies since it is derived from
the physics of the bulk CMOS and process dependent parame-
ters.
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